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Abstract
An enhanced DC-DC converter is proposed in this paper,
based on the combination of the Cuk and SEPIC converters.
This converter uses a single switching node which is common
to both Cuk and SEPIC energy transfer stages. The converter
uses only one switch, yet provides dual outputs in the form of
a bipolar DC bus with a common ground. Since the switch is
grounded, a simple, non-isolated gate driver may be used. The
proposed converter uses integrated magnetics cores to couple
the input and output inductors, which significantly reduces the
input current ripple. The new converter is referred to as the
Coupled Inductors Combined Cuk-SEPIC (CI-CCS) converter.
1 Introduction
1.1 The Combined Cuk-SEPIC (CCS) Converter
There are several examples, including solar photovoltaics,
DC microgrids, electric vehicle chargers, and drives, where a
high step-up voltage conversion ratio, regulation of a widely-
varying source, or a bipolar DC output, is needed. The
combined Cuk-SEPIC (CCS) converter, shown in Figure 1,
is an emerging DC-DC converter topology that is well-suited
for these applications and has hence been investigated recently
[1–5]. It uses a single switching node, which is common
to both Cuk and SEPIC energy transfer stages, to provide
matching ground-referenced positive and negative outputs.
Alternatively, it can be used as a non-ground-reference output
with twice the output voltage when loads are connected
between the positive and negative terminals.
Compared with conventional DC-DC converters, the CCS
converter can provide large step-up, as well as step-down
voltage conversion ratios. The converter has an output/input
voltage ratio of 2D/(1−D) (when considering the bipolar
bus as a single output), compared with 1/(1−D) for regular
step-up converters, and D/(1−D) for regular step-up/down
converters. Figure 2 shows the gain provided by these different
converter types for a range of duty cycles. It can be seen that
for duty ratios greater than 1/2, the CCS converter provides a
higher step-up ratio than typical step-up converters. For duty
ratios below 1/3, the converter operates in step-down mode.
Figure 1: Combined Cuk-SEPIC (CCS) converter topology.
The distinct output/input voltage ratio allows regulation of
larger input voltage variations with the same duty cycle range,
or alternatively allows the converter to handle the same input
voltage variation with a narrower duty cycle range, allowing
for smaller inductors to be used. If a bipolar output is desired,
then this converter provides both a positive and negative
voltage equal to that of regular step-up/down converters.
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Figure 2: Voltage gain ratios for conventional step-up,
step-up/down, and the CCS Converter.
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1.2 Inductor Magnetic Coupling
The benefits of inductor coupling in Cuk converters and
SEPIC converters has been described in the literature [5, 6].
Despite recent interest in the CCS converter however, research
is yet to be conducted into the benefits of coupling its input
and output inductors.
In this paper, the impact of coupling between Lin, LSEPIC,
and LCuk, as shown in Figure 1, is investigated. This con-
verter is henceforth referred to as the Coupled Inductors
Combined Cuk-SEPIC (CI-CCS) converter. Analysis shows
that performance benefits can be realised if LSEPIC and LCuk
are independently coupled with Lin, but they should remain
uncoupled from each other (essentially combining the coupled
inductor parts of individual Cuk and SEPIC converters, with
the unified input switching node of the CCS converter). This
use of integrated magnetics means that the converter contains
two distinct magnetic structures. A multi-variable optimisation
has been conducted to determine the optimum coupling levels
in Section 2, followed by simulation and experimental results
in Sections 3 and 4 respectively. The results demonstrate that
this coupling can significantly reduce the input current ripple,
which allows the overall inductance – and hence volume and
weight – to be reduced.
2 Converter Design and Magnetics Optimisation
A CCS converter was initially designed with no magnetic
coupling between any of the inductors (as shown in Figure 1),
to meet the specifications given in Table 1 (the input voltage
range corresponds to a duty cycle of 0.5 ± 10%). It should
be noted that the input current ripple (given as a percentage
of average input current) specification is quite high, which
allows the benefits of inductor coupling to be highlighted.
Nominal input voltage 360V
Input voltage range 294V to 440V
Target output voltage ± 360V
Rated output power 4 kW
Switching frequency 100 kHz
Input current ripple 40% peak-peak (at rated power)
Output voltage ripple 2% peak-peak (at rated power)
Table 1: Converter design specifications.
This design process resulted in the component values listed
in Table 2.
CSEPIC 1.19 µF Lin 546 µH
CCuk 0.47 µF LSEPIC 886 µH
CPOS 4.68 µF LCuk 896 µH
CNEG 0.31 µF
Table 2: Converter component values.
This input inductance was then split into two inductors (Lin1
in series with Lin2), and a multi-variable optimisation was
conducted where the variables being tested were:
• Ratio of the split of Lin1 and Lin2
• Coupling factor between Lin1 and LCuk (k1)
• Coupling factor between Lin2 and LSEPIC (k2)
• Coupling factor between LSEPIC and LCuk (k3)
The optimisation process revealed that magnetic coupling
between the output inductors (i.e. a non-zero value of k3) had
a detrimental impact on performance. It was also clear that no
benefits were associated with having an unequal split of Lin1
and Lin2, nor were there any advantages to distinct values of
k1 and k2. Thus, it was possible to apply the constraints given
in Equations (1), (2), and (3) to simplify the optimisation.
Lin1 = Lin2 = 0.5× Lin (1)
k1 = k2(= k) (2)
k3 = 0 (3)
The results of this optimisation can be seen in Figure 3, which
shows the sensitivity of the input current ripple against the
coupling factor (Lin - LCuk and Lin - LSEPIC) at rated power.
The three lines show the input current ripple (as a percentage
of average input current) at the nominal input voltage (360V),
as well as at the limits of the input voltage range (294V and
440V). It is observed that the minimum ripple occurs at the
same coupling factor (k = 0.89), independent of input voltage
and voltage conversion ratio.
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Figure 3: Input current ripple vs. coupling factor at rated
power for the limit and nominal input voltages.
This result shows a significant decrease in input current ripple
of more than 80% for all three input voltages, and forms the
basis of the simulations and experimental work.
2
3 Simulation Results
The CCS converter has been simulated successfully using the
Saber simulation package, in two key scenarios:
• Standard control scenario: no coupling between input,
Cuk, and SEPIC inductors.
• Optimal scenario for input current ripple reduction: cou-
pling factor of 0.89 between Lin - LCuk and Lin - LSEPIC,
and no coupling between LSEPIC - LCuk.
For both of these scenarios, the converter was simulated
at nominal input voltage (360V) as well as the limit input
voltages (294V and 440V) by adjusting the duty cycle accor-
dingly. The most relevant waveforms of these simulations are
shown in Figure 4, which relates to the nominal input voltage
condition. The key observation is the significant decrease in
the input current ripple in the coupled inductors scenario,
without negatively impacting any other component current or
voltage waveforms.
The average input current remains the same regardless of
coupling factor, however the ripple component is significantly
reduced when a 0.89 coupling factor between input and output
inductors is used. The input current ripple (peak-to-peak) as
a percentage of average input current is shown in Table 3.
These results demonstrate that a 0.89 coupling factor reduces
input current ripple by 82% to 88% compared with the no
coupling scenario.
Coupling Input current ripple (percentage of average)Vin = 294V Vin = 360V Vin = 440V
None (k = 0) 21.8% 29.7% 40.0%
Optimal (k = 0.89) 3.8% 4.2% 4.7%
Table 3: Input current ripple for no coupling and a coupling
factor of 0.89, at nominal and limit input voltages.
The peak-to-peak output voltage ripple is calculated to be
1.8% for the positive DC output and 2% for the negative
DC output, fulfilling the design requirements. These values
remain largely constant over variations in both input voltage
and coupling factor.
4 Experimental Validation
4.1 Testbed Design
An experimental prototype was built to provide a validation
of the results obtained through the simulation studies and
optimisations.
In the literature, an IGBT has been widely used as the CCS
converter’s switching device [2]. This limits the switching
frequency, and hence power density, for high frequency power
converter designs. Considering these aspects in designing a
compact converter, a silicon carbide (SiC) MOSFET is im-
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Figure 4: MOSFET current, MOSFET voltage (VDS), VPOS,
VNEG, IIN, ILSEPIC , ILCuk (with VIN = 360V; no coupling - blue
solid line, optimal coupling - black dotted line).
plemented here to achieve higher volumetric and gravimetric
power density and efficiency.
Film capacitors were also chosen over electrolytic capacitors
due to their high voltage rating, higher RMS and peak current
handling capabilities, as well as their better reliability. The pri-
mary benefit of electrolytic capacitors is a higher capacitance,
however that is not a requirement for this converter.
A list of the components used in the experimental prototype
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is:
• Cree Wolfspeed C3M0065100K SiC MOSFET
• STMicroelectronics STPSC20H12 SiC Schottky diodes
• Kemet R75MI33304030J (0.33 µF, 400V) capacitor
• Vishay MKP1848550704K2 (5 µF, 700V) capacitor
• Vishay MKP1840447104M (0.47 µF, 1kV) capacitor
• Kemet R71VN41504030K (1.5 µF, 520V) capacitor
• Texas Instruments UCC27531DBVT SiC MOSFET gate
driver
• Texas Instruments TMS320F28379D microcontroller
• TE Connectivity TE1000B120RJ (120 Ω, 1 kW) load
resistors
• Custom-made inductors (described in Section 4.2).
A photo of the developed prototype is shown in Figure 5 and
the entire experimental testbed is shown in Figure 6. The PCB
contains the SiC MOSFET, gate drive circuitry, SiC diodes,
capacitors, and connectors (for the inductors, voltage source,
and loads). The inductors are kept separate from the board to
allow different coupling levels to be easily tested.
Figure 5: CI-CCS converter prototype.
4.2 Design and Construction of the Coupled Inductors
The choice of magnetic material for the inductor core is
extremely important due to the high switching frequency and
DC bias. Some important factors to consider when selecting
the core material are the saturation point, permeability, and
core losses.
It was not desirable to use an air core inductor due to the
low permeability of air, which would ultimately result in an
impractical number of turns being required. Iron powder cores
were also eliminated as an option due to the requirement of
switching at 100 kHz. Next, nanocrystalline ribbon cores were
eliminated due to the DC bias present in the inductor currents
due to a very large permeability (up to 500,000) and high
Figure 6: Experimental testbed.
propensity to saturate under DC bias conditions [7]. Thus,
the remaining options were ferrite cores and nanocrystalline
powder cores.
Nanaocrystalline powder cores have an advantage over ferrite
cores for DC line reactor applications due to their homogene-
ous low permeability. Nanocrystalline powder cores are for-
med with distributed micro air gaps to control the permeability
(normally from 60 to 120) and avoid saturation of flux density
caused by the large magnetic forces created from the DC
currents. Due to ferrite’s naturally high permeability (normally
several thousand), additional air gaps must be inserted bet-
ween ferrite core pieces when making the inductor in order to
achieve low permeability. This can lead to more complex and
difficult designs and inconsistent performance. Additionally,
the saturation point of nanocrystalline-based materials is more
than double that of ferrite, which further supports the use of
nanocrystalline powder cores in DC line reactors [8].
This paper aims to produce an experimental prototype to de-
monstrate the proof of concept (i.e. that substantial ripple re-
duction can be achieved). Thus, cost and ease of construction
were prioritised over a custom core design (which would
become more important for a commercial product). A solution
was developed that used standard inductor core dimensions
(H57), that have tightly coupled windings, in series with
uncoupled inductors on separate cores. An illustration of this
is shown in Figure 7.
The total and mutual inductances of the coupled inductors in
Figure 7a are:
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(a) Specialised Coupled Inductors. (b) Simple Equivalent Coupled
Inductors.
Figure 7: Specialised vs. simple equivalent coupled
inductors.
Lin = Lin1 + Lin2 (4)
LSEPIC = LSEPIC (5)
LCuk = LCuk (6)
M1 = k
√
Lin1 × LSEPIC (7)
M2 = k
√
Lin2 × LCuk (8)
Similarly, the total and mutual inductances of the tightly
coupled inductors in Figure 7b are:
Lin = LinA + LinB + LinC (9)
LSEPIC = LS1 + Ls2 (10)
LCuk = LC1 + LC2 (11)
M1 = kmax
√
LinA × LS1 (12)
M2 = kmax
√
LinB × LC1 (13)
To eliminate the need for LinC , let LinA = LinB = 0.5×Lin.
If two coils tightly wound on the same toroidal core have a
coupling factor of kmax, then LS1 and LC1 can be calculated
as shown in Equations (14) and (15), where M1 and M2 are
obtained from the desired values given in Equations (7) and
(8).
LS1 =
(
M1
kmax
)2
0.5× Lin (14)
LC1 =
2
(
M2
kmax
)2
0.5× Lin (15)
It is then easy to calculate LS2 and LC2 as per Equations (16)
and (17).
LS2 = LSEPIC − LS1 (16)
LC2 = LCuk − LC1 (17)
This means that the overall mutual and self inductance (and
hence performance) are identical to what would be obtained
with a specialised inductor design. The main trade-off howe-
ver, is the increased number of cores (4 compared with 2).
Both the uncoupled and coupled inductors used in the expe-
rimental tested are shown in Figure 8.
Figure 8: Coupled and uncoupled inductors.
4.3 Results
The results presented in this section demonstrate the operation
and performance of the converter using both uncoupled and
coupled inductors. The experimental results are shown in
Figure 9, showing the large reduction in input current ripple.
The experimental results have ringing at 1.8 MHz due to
parasitics present (primarily the inter-turn capacitance of the
inductor windings, but also stray inductance in the current
paths for the MOSFET, diodes, and capacitors). This ringing
could be substantially reduced with improved inductor and
PCB design, however that is not the primary focus of this
paper. For the sake of clarity in demonstrating the relevant
results, post-processing has been performed with a zero-phase
low-pass filter to reduce this ringing. The filtering does not
affect the comparison presented as the ringing is equal for
both the uncoupled and coupled inductors.
When all inductors are left uncoupled, the peak-to-peak input
current ripple is 30.2%. When the integrated magnetics are
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Figure 9: Switch signal, MOSFET voltage (VDS), VPOS,
VNEG, IIN, ILSEPIC , ILCuk (with VIN = 80V; no coupling - blue
solid line, optimal coupling - black dotted line).
introduced, the peak-to-peak current ripple drops to just 2.0%,
representing a reduction of more than 93%.
It can also be seen that there is a very minor imbalance
between the positive and negative output voltages due to
component non-idealities impacting each converter differently.
The peak-to-peak output voltage ripple is calculated to be
1.2% for the positive DC output and 2.3% for the negative DC
output. These values remain largely constant over variations
in both input voltage and coupling factor, and agree closely
with the simulation results.
5 Conclusion
Combining the input stages of the Cuk and SEPIC converters
allows a bipolar DC output to be generated from a unipolar
input, using only a single switch. This emerging converter
topology shows many advantages and much potential. The
converter can also be used as a single, large, non-ground-
referenced DC bus, with the load connected between the
positive and negative outputs.
In this paper, the benefits that can be derived by magnetically
coupling the converter’s input and output inductors are investi-
gated for the first time. SiC power devices and nanocrystalline
powder cores are also used, in place of IGBTs and ferrite
cores. This has enabled much higher switching frequencies,
and together with the coupled inductors, minimal input current
ripple has been realised. Results have been obtained, both
in simulations and experimentally, which show that input
current ripple reductions of 80-93% are possible with the same
inductor values and appropriate coupling factor selection.
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